Verilog Frequency Divider __top__

For example, the least significant bit (LSB) toggles at half the rate of the input clock, representing a divide-by-2. The next bit represents a divide-by-4.