Figure 3 (not shown) illustrates the : lane‑level gating reduces accelerator idle power from 55 mW to 22 mW, a 60 % saving . The scalar core’s static power dominates only when the accelerator is fully gated.